We present a neuromorphic spiking neural network, the DELTRON, that can remember and store patterns by changing the delays of every connection as opposed to modifying the weights. The advantage of this architecture over traditional weightbased ones is simpler hardware implementation without multipliers or digital-analog converters (DACs) as well as being suited to time-based computing. The name is derived due to similarity in the learning rule with an earlier architecture called Tempotron. The DELTRON can remember more patterns than other delay-based networks by modifying a few delays to remember the most 'salient' or synchronous part of every spike pattern. We present simulations of memory capacity and classification ability of the DELTRON for different random spatio-temporal spike patterns. The memory capacity for noisy spike patterns and missing spikes are also shown. Finally, we present SPICE simulation results of the core circuits involved in a reconfigurable mixed signal implementation of this architecture.
brain as well as enabling artificial systems that can operate with human-like intelligence at power efficiencies close to biological systems. Though initial efforts were mostly limited to sensory systems [1, 2] , the focus of research has slowly shifted towards the implementation of functions of higher brain regions like recognition, attention, classification etc. However, most of the previous researchers have primarily focused on the implementations of somatic nonlinearity, compact learning synapses and address event representation (AER) for asynchronous communication [3] [4] [5] [6] [7] [8] [9] . As a result, there is a need for modeling and understanding the computational properties of other components of our neurons: the axons and dendrites which have been largely ignored till now. This is also facilitated by recent experimental and computational work which has shed light on possible computational roles of these structures.
The research on spiking neural networks has led to the emergence of a new paradigm in neural networks, which has garnered a lot of interest lately. Several recent studies have presented spiking neural networks to implement biologically consistent neural and synaptic mechanisms [10] [11] [12] . As shown by Izhikevich, spiking neural networks with axonal delays have immense information capacity [13] . These networks can exhibit a large number of stereotypical spatio-temporal firing patterns through a combination of spike timing dependent plasticity (STDP) and axonal propagation delays. Learning schemes based on modifying delays can be utilized to read out these firing patterns. This has spurred a renewed interest in the possible role of delays and has even led to analog VLSI implementations of delay models of axons [14, 15] . In this paper we present a computational model-DELTRON which can learn spatio-temporal spike patterns by modifying the delay associated with the spikes arriving at a synaptic afferent. Compared to most earlier implementations [14, 15] that need 'N' delay storage elements to memorize a single 'N' dimensional pattern, we show much increased memory capacity by modifying only a few delays to memorize the most 'salient' part of each pattern. Here 'salient' refers to that part of a spatio-temporal pattern which has maximum synchrony or the largest number of coincidental spikes when observed at the soma of the post-synaptic neuron. The synchronous activity of the neurons has been linked to a variety of cognitive functions. Therefore, delay adaptation, which utilizes the synchrony in spike patterns, can play a role in object recognition, attention and neuronal communication.
In the past, several delay learning schemes have been presented for non-spiking networks [16] [17] [18] and some of them have been used in applications like word recognition [19] . In the context of spiking neurons and pulse coupled networks, delay adaptation was implemented in [20, 21] for biologically motivated networks using standard analog hardware elements. The delay learning rule for recognizing impulse patterns is similar to our method except that in these studies, the delay parameters are adjusted until all the impulses are coincident while we modify only a subset of delays corresponding to the most synchronous spikes. Our learning rule, initially presented in [22] , is similar to the one presented in [23] with two differences: we do not have the nonlinear membrane voltage dependent weighting term and we use a single time-based delay adjustment instead of an integral over a time period. More importantly, there is no discussion on the memory capacity of such networks in [23] with the authors having demonstrated the memorization of a single pattern only.
This paper is organized as follows: introduction to delay-based learning approaches is given after which, the first section presents the computational architecture of DELTRON followed by the learning algorithm in the next section. The fourth section presents simulation results. We discuss details of an efficient mixed-signal VLSI implementation of this algorithm in the fifth section and follow it with conclusions in the last section. Figure 1 depicts the architecture of the DELTRON that comprises an integrate and fire (I&F) neuron at the output and N excitatory synapses that receive spiking inputs. Each of these incoming spikes create a delayed excitatory postsynaptic potential (EPSP) that gets linearly summed at the soma. In the biophysical world, such delays could be attributed to synaptic processes [23] or dendritic propagation times [24] . If the summed membrane potential crosses a threshold, V thr , the I&F neuron generates a spike and resets the membrane voltage [25] . We want to develop a learning rule that can modify the delays associated with each input so that only a certain desired set of P patterns can fire the neuron by making the membrane potential cross the threshold.
The DELTRON Model

Network Architecture
In this paper, we consider applying the DELTRON to classifying or memorizing patterns in the case where there is exactly one spike on each input i at a random time x i within a fixed time period T , i.e, x i ∈ [1 T ], i = 1, 2, ..., N. This case corresponds to applying the DELTRON to classify signals coming from a sensor employing time-to-first-spike (TTFS) encoding [26] [27] [28] . Time based encoding is becoming popular recently due to the reduced supply voltage (leading to lower voltage headroom) and increased speeds (leading to higher temporal resolution) in today's deeply scaled VLSI processes; hence, the DELTRON will be very useful as a back end processor for all such temporal encoding sensory systems. Formally, we can express the membrane voltage V (t) as a sum of the EPSPs generated by all incoming spikes as:
where K : R → R is the EPSP kernel function, d i is the delay of the i-th branch and t i = x i + d i , i = 1, 2, ..., N. The vector x = (x 1 , x 2 , ..., x N ) constitute a spike pattern presented to the network. In this work, we consider the fast rising and slowly decaying PSP kernel to be given by
, where τ is the synaptic current fall time constant and τ s the synaptic current rise time constant. Our analysis is quite general and is applicable to other forms of the function K as well. As mentioned earlier, the I&F output neuron elicits a spike when the voltage V (t) crosses the threshold voltage V thr . Let n spk denote the number of spikes fired by the output neuron for the presentation of a pattern. Then, the operation of the neuron is described as:
The final output of the network, y, is a logical variable having a value of 1 if the pattern is recognized. We define this operation by:
where n spk,f inal is the final value of n spk after the presentation of the pattern is completed. In other words, we declare the pattern recognized if the neuron fires one or more spikes in the entire duration.
Input Pattern Space
We mentioned earlier that the input spike pattern to the network is x = (x 1 , x 2 , ..., x N ) where
.., N. For any real world inputs, there is a finite precision ∆t at which an input x i can change. Without loss of generality, let us assume that ∆t = 1 so that x i are integers (otherwise, we can always re-define T ′ = T ∆t and have x i ∈ [1 T ′ ] be integers). Then, the total number of possible patterns, P T is given by P T = T N . However, some of these patterns are very similar to each other and should be considered to belong to the same category. For example, a TTFS imager presented with the same scene will produce slightly different spike times on different trials due to noise inherent in such systems. Hence, we define two patterns x and y to belong to the same category if:
This results in a total of (2s + 1) N patterns in each category. In some applications, sometimes spikes may be missing on several inputs. To accommodate such cases, we can define a pattern to also belong to a category if it is exactly same as one of the existing patterns in that category but has m missing spikes. Then, the total number of patterns in each category for cases where the maximum number of missing spikes is M is given by
N , where N C m is the total number of ways in which m out of the total N spikes may be missing. This leads to the total number of categories being P C = P T P cat . This provides an upper bound on the total number of patterns P that the network can be trained to recognize. For the parameter values we use (s << T , N >> 1, P << P C ), the probability of two out of P randomly selected patterns to fall in the same category is extremely small. Hence, unless explicitly mentioned, whenever we mention the capacity of the network to memorize or classify patterns in the rest of the paper, we mean patterns belonging to different categories.
Choice of Threshold and the Two types of error
The DELTRON suffers from two types of errors when used in pattern memorization or classification tasks: false positive (FP) and false negative (FN). Suppose the network is trained to respond to patterns of class 1 by producing y = 1. In the classification case, it is additionally trained to respond to patterns of class 2 with y = 0. For pattern memorization, this step is not there and the entire population of patterns excluding those in class 1 act as a class 2 of distractor patterns-hence this is a more difficult task. Now, if a pattern of class 1 is presented during testing and the network responds with y = 0, it makes a FN error. On the other hand, if a pattern of class 2 is presented and the network produces y = 1, it is a FP error.
The threshold for the output neuron is an important parameter in deciding the balance between FP and FN errors. This is achieved by first computing the probability distribution of the maximum value (V max ) of membrane voltage due to random input spike patterns. As an example, Figure 2 (a) shows V max for a random spike pattern while Figure 2 (b) depicts the probability distribution of V max (parameters of this simulation are given in Section 4). As shown in Figure 2 (b), V thr is set as a value ∆V units higher than the value V peak at which the probability distribution is maximum, i.e. V thr = V peak +∆V . It would seem that larger values of ∆V are better since it reduces FP errors. For example, setting V thr to 16 would almost eliminate FP errors. However, this leads to the problem of 'trainability'-the network can no longer successfully memorize a large number of patterns and makes many FN errors. In that case, the optimal threshold (V opt ) is that which minimizes sum of FP and FN errors as shown in Figure 2 (c). We obtain V max distributions after training the network (red) and when new unseen patterns are presented to the trained network (blue). The V max value at the point of intersection of these two distributions gives us the optimal threshold, V opt . The strategy we have taken throughout our work is to keep a large threshold value during training (V thr,T R = V thr ) and use the optimal threshold during recall.
For the classification case, there is another threshold V thr− = V peak − ∆V and the network is trained to reduce V max lesser than V thr− for patterns in class 2. Again, the optimal threshold is used during testing. For the sake of simplicity, in the rest of the paper we refer to the training threshold as V thr with the implicit understanding that the optimal threshold is always used during testing.
Learning Algorithms
Delay Learning Algorithm for Pattern Memorization
The delay-based learning is similar to the learning in the tempotron [29] except that weights were modified in that case whereas we modify delays. The training set for the memorization task consisted of P input spike patterns and the memory capacity of the network was computed as the number of patterns learnt. A spike pattern is said to be learnt by the network if output y = 1 in response to that pattern. The model was not trained on distractor patterns for this task. Since the training and testing patterns sets are the same in a memorization task, the problem of overfitting arises. However, in our case the use of low-pass kernel function K provides some degree of resilience to overfitting. The network learns spike patterns by modifying the N-dimensional delay vector d. The learning algorithm consists of the following steps: is found. (6) The error function is chosen as E = V thr − V (t max ) since a pattern is learnt if V (t) crosses V thr at least once and t max is the time when it is easiest to do it. ∆d is calculated using gradient descent on the error function as shown below.
where K ′ indicates the derivative of K. Figure 3 shows the PSP kernel K and its derivative. secutive learning iterations, then it is assumed that the algorithm has encountered a local minimum. In an attempt to escape the local minimum, delays are modified in spite of no change in the number of patterns learnt by the network. The last minimum which gave the highest number of learnt patterns is remembered. (9) Learning consisting of steps 2-8 is stopped if any of the following conditions occurs (a) All patterns are learnt completing the learning process, which is the more frequent outcome when trained on small number of patterns. (b) 100 local minima are encountered, which refer to 100 continuous instances of learning algorithm getting trapped in a status of no change in the learning, after which there is no further increase in the number of learnt patterns. This is the more frequent outcome when large number of patterns are being learned. The delays corresponding to the best minimum are the final learnt delays.
The DELTRON maximizes its memory capacity by modifying only some of the delays preferentially over the others. This choice is guided by the spikes arriving within a time window before t max . The length of this window is governed by the kernel K(t).
Delay Learning Algorithm for Pattern Classification
We have also utilized the delay-modification learning scheme for training our model on a classification task. We generated two sets of random spike patterns, each set consisting of P patterns. Each spike pattern x = (x 1 , x 2 , ..., x N ) consists of spike times x i randomly drawn from a uniform distribution between 1 and T as in the first experiment. These two training sets of spike patterns were arbitrarily assigned to class 1 and class 2. The network was trained such that the output neuron fires at least one spike (network output y = 1) in response to the patterns of class 1 and fails to fire for patterns in class 2. The learning algorithm is similar to that used in the memory capacity experiment with an extra step for patterns in class 2. The input patterns belonging to the class 1 and class 2 are presented to the network. The delays are modified when a pattern of class 1 is presented and V max < V peak + ∆V or when a pattern of class 2 is presented and V max > V peak − ∆V . The thresholds for training the patterns in the two classes: V thr for class 1 and V thr− for class 2 are shown in Figure 2 (b). Different ∆V values were used for training. ∆d is calculated as before and delays are modified as: d = d + η∆d if the pattern belongs to class 1 and d = d -η∆d if the pattern belongs to class 2. After training is completed, the classification performance of the network is tested by presenting all the patterns on which it was trained. The optimal threshold V opt to test the classification performance of the network is set to V peak . Therefore, a pattern in class 1 is correctly classified if it fires the output neuron by satisfying the condition V max > V peak and a pattern in class 2 is correctly classified if it satisfies V max < V peak .
This learning process enables us to achieve increased synchrony for patterns in class 1 and decreased synchrony for patterns in class 2. An example of this is shown in Figure 4 . The details of the simulation setup and parameters are provided in the next section; this figure gives an intuitive feeling for the effect of delay changes on V (t). The delays are modified such that a learnt pattern in class 1 (top), has more synchronized coincident spikes at the soma to allow membrane voltage, V to exceed V peak while a trained pattern in class 2 (bottom) is characterized by asynchronous spikes at the soma, which result in V falling below V peak .
Simulation Results
In all the experiments described here, the number of inputs (N) is 100, the temporal length of a pattern (T ) is 400 ms and delays d i were initialized from a uniform distribution between 0 and 50 ms (d init = 50 ms). The parameters used for training are as follows: V 0 = 2.12, τ = 15 ms, τ s = τ /4, initial learning rate η 0 = 5 for the first 500 iterations and then reduced by 0.5 after every 500 iterations. η 0 is chosen such that the maximum change in delay in one iteration is much smaller than T . The peak location of the V max distribution was estimated to be V peak = 10.2, as shown in Figure 2 (b). Different V thr values were used for training by varying ∆V .
(I) Effect of Learning: V max and t max distribution
The first simulation results are shown in Figure 5 . We obtained the distribution of V max before and after training to see how delay learning changes V max values of spike patterns being learned. The solid blue curves denote the probability distribution of V max for P = 20, 50 and 100 spike patterns before the network is trained while the red curves with dots show the distribution after training. There is a clear shift in the peak of the distribution towards V thr indicating that the DELTRON is able to learn to respond preferentially to these spike patterns by shifting the V max values closer to the V thr . The black dashed curves depict the response of the trained network to a new random set of P patterns showing that its response to new, not learnt patterns is relatively unchanged. Each row corresponds to the V max distribution for a different V thr value. The V thr values used were relative to the peak value of V max distribution before training as shown in Figure 2 (b). V thr was set to 10.7, 11.2 and 11.7 corresponding to ∆V = 0.5, 1.0 and 1.5 units respectively. We can see from the Figure 5 that as V thr increases, the separa- tion between the V max distributions before and after training also increases indicating that the network learns the patterns by setting the V max values closer to the V thr . For larger values of V thr , less number of "background" patterns are wrongly recognized to be in the memory and therefore, lower FP errors are incurred. Figure 6 shows the distribution of t max , the time at which V = V max . As we can see, the t max distribution before delay learning (blue bars) is evenly spread out across time. After training, the t max distribution (red bars) doesn't change considerably which implies that the delays are modified such that the EPSPs due to a spike pattern learn to arrive at times closer to the initial t max value for that pattern, thereby not changing the t max values significantly.
(II) Pattern Memorization
In the next experiment we calculated the memory capacity of the network. We trained it on P = 10, 20, 30, 50, 70 and 100 random spike patterns using different values of V thr as used in the first experiment. V opt values corresponding to a certain value of P and V thr were determined as discussed earlier (Figure 2(c) ) and were used to test how many of the trained patterns are recalled by the network. As shown in the Figure 5 , the V max distribution for learnt patterns shifts towards V thr used for training. Therefore, as V thr increases, V opt , which lies at the point of intersection of the learnt and background V max distributions, also increases. Figure 7 shows the percentage of patterns memorized by the network averaged over 10 repetitions. As discussed earlier, when trained on small number of patterns, P = 20 and V thr = 10.7, the learning process completes by memorizing all the patterns, which is the exit condition (a) in the step (9) of learning algorithm. When trained on P = 50 patterns, the learning algorithm stops as in condition (a) 4 out of 10 times it was trained and terminates by encountering 100 local minima (exit condition (b)) 6 out of 10 times. For large number of patterns, P = 100, the learning algorithm exits by encountering condition (b) for all the 10 runs. The network memorizes 90-100% of the patterns when it is trained on small number (P = 10 − 50) of patterns with V thr set to 10.7. The maximum number of patterns learned by the network depend on the number of synapses on which spike patterns arrive. In our simulations, the network having N=100 afferents can memorize a maximum of about 84% of the patterns for P = 100, i.e. about 84 random spike patterns. When higher threshold is used for training, more number of coincident EPSPs are needed for V max to exceed the higher V thr , thereby making the delay learning more difficult. This results in less number of learnt patterns and therefore a drop in the memory capacity for higher V thr values, maximum number of patterns memorized by the network reduces from a mean value of 84 to 64 for the highest V thr = 11.7 used. Figure 8 shows the total error given by the sum of FP and FN errors, incurred by the learning algorithm in the memorization task. We can see that as the number of patterns increases, the total error increases which is mainly due to the higher FN error for larger number of patterns. This has already been shown in Figure 7 , where the memory capacity drops and therefore the FN error increases with the increase in P . For small number of patterns, P = 10 − 20, the total error is less for higher V thr and therefore higher V opt values. This is due to low FP errors incurred when higher threshold is used to recall the patterns. For moderate and large number of patterns, P > 30 the total errors are similar across different V thr because as FP error reduces with the increase in ∆V , the FN errors start to rise due to the decreased ability of the network to learn large number of patterns at higher thresholds.
(III) Pattern Classification
The network performance in the classification task was determined by training the network on random spike patterns belonging to class 1 and class 2.
As mentioned earlier, a pattern belonging to class 1 is said to be correctly classified if V max > V peak and a class 2 pattern is correctly classified if V max < V peak . V peak = 10.2 and ∆V values used were 0, 0.2 and 0.4. The V max distributions for the learnt patterns (P = 50) in class 1 (red) and class 2 (blue) for different ∆V are shown in Figure 9 . We can see that the separation between the two learnt distributions increases with ∆V , shifting towards the training thresholds V thr and V thr− for the respective classes.
When new patterns are presented to the network trained on classification task, the V max distribution (black) obtained is same as the distribution for the learnt patterns before training. As shown in Figure 10 , 90-100% patterns are correctly classified when the network is trained on approximately 140 patterns, 70 patterns belonging each to class 1 and class 2. As the number of patterns are increased, the network correctly classifies a maximum of about 80% of the 200 patterns it is trained on. When ∆V is increased, the training thresholds for classifying random spike patterns belonging to the two classes shift further away from the peak of the initial V max distribution, increasing for class 1 and decreasing for class 2. In this case, it is expected that the criteria for classifying the patterns in the two classes would be met more easily and therefore, the classification accuracy should be same or higher than the case when ∆V = 0. However, the accuracy decreases slightly because higher V thr also imposes a limit on the 'trainability' of the network. As discussed above, the classification ability of the model depends on the number of input patterns P and ∆V . However, this capacity changes with the number of synapses N. Therefore, we investigated the capacity of DELTRON as a function of the parameter α = P/N, where α is a measure of the load on the system [29] . We tested the performance of the network in classifying spike patterns for different values of N = 50, 100 and 200 by varying the number of patterns for each case and ∆V = 0. As shown in Figure 11 , the classification capacity is plotted with respect to α for different N. We can see that the model can learn to classify patterns with 95-100% accuracy for α ≤ 1. Further, the capacity reduces to about 80% as the load on the system increases to α = 2.
We can also see that performance of the network on the classification task is better than that on the memory task. As shown in Figures 7 and 10 , the delay trained network can memorize about 50 random spike patterns with 90-100% accuracy while it can classify about 140 patterns belonging to two classes with similar accuracy levels. The reason for this is that the memory task can be considered as a classification task where the entire background population is the second class. Hence, it is natural that the network will mis-classify more patterns.
(IV) Effect of non-idealities
We also tested the noise tolerance of the delay learning scheme. These experiments tested the degree of resilience of our model to the overfitting problem of a pattern memorization task. First, we introduced noise in the t max estimate by adding Gaussian noise with zero mean and standard deviation σ ms. We computed the pattern memorization capacity of the network using the delay learning scheme in which noisy estimates of t max were used to modify delays. As shown in Figure 12 , memory capacity drops in the presence of noise in t max as compared to the case when ideal estimate of t max is used (σ = 0). As σ is increased, the estimate of t max drifts further away from its ideal value, leading to a more difficult and time consuming learning process. Hence, for small number of patterns and moderate values of σ (∼ 5 ms) the capacity is almost unchanged and only when σ is close to the synaptic current fall time constant τ , the capacity degrades drastically.
Next, we estimated the capacity of our delay learning model to recall patterns when presented with incomplete or noisy versions of the trained input patterns. Jittered versions of spike patterns were generated by adding Gaussian noise to each spike time. A jitter of 1.5 ms was added to all the spike patterns. The ability of the network to recognize noisy patterns was determined by calculating the memory capacity in the same way as before. The network was first trained on random spike patterns. In practice, it is useful to set the threshold during recall to be slightly less than V opt so that we can recognize jittered patterns at the cost of slightly increased FP errors. So we have set threshold to the minimum of (V thr − 0.2) and V opt in Figure 13 . Memory capacity of the model in the presence of temporal noise. Gaussian noise with standard deviation 1.5 ms was added to all spike times. The ability of the model to recognize these noisy patterns reduces by 5-15% from its memorization capacity for unperturbed spike patterns.
order to calculate how many jittered versions of the trained unperturbed spike patterns are recalled by the network. For small to moderate number of patterns (P = 10 − 50) and V thr = 10.7, V opt estimated is usually higher than (V thr − 0.2) and therefore we use this lower threshold for recalling noisy patterns. This introduces small FP errors in the range of 0.5-2%. For larger number of patterns and higher V thr , it is found that V opt is much lower than V thr and therefore the choice of V opt to recall jittered patterns seems reasonable with no further increase in the FP errors.
As shown in the Figure 13 , the memory capacity drops by about 5-15% in the presence of temporal noise. The reduction in memorization capacity for noisy patterns is higher for lower V thr (= 10.7) while the capacity doesn't deteriorate by much for higher threshold (V thr = 11.7). For example, when trained on 100 spike patterns, the capacity reduces by about 10% for V thr = 10.7 while it reduces by only about 4% for V thr = 11.7. The reason for this phenomenon can be explained by the fact that the separation between the V max distributions for learnt and background spike patterns is small for low V thr as shown in Figure 5 . A jittered version of the trained spike pattern has a higher chance of falling in the V max distribution for the background patterns at lower V thr than at higher V thr . Therefore, higher number of noisy versions of learnt unperturbed patterns become unrecognizable at lower thresholds.
Finally, we evaluated the performance of the model when presented with incomplete versions of the trained input patterns. Figure 14 shows the percentage of patterns memorized as a function of the number of spikes missing in the spike pattern. The network was trained on 50 random spike patterns consisting of 100 spikes and V thr = 11.7 and then 1, 2, 3, 4 and 5% of afferents were randomly selected such that no spikes arrive at these afferents. The threshold for recalling patterns is set to min[(V thr − 0.2), V opt ] as in the last experiment. As we can see that the memory capacity reduces from the case when complete patterns were being recalled (0% missing spikes), from a mean value of 74% of complete patterns to about 70% of incomplete patterns, when 1 spike is missing. This drop in the network capacity when recognizing incomplete patterns is related to the probability that the missing spikes arrive close to the t max corresponding to each pattern and also to the difference (V max − V thr ) for that pattern. Hence, the reduction in memory capacity for 1-2 missing spikes is not very significant. As more number of spikes are removed, the patterns become unrecognizable and the capacity reduces further.
Hardware Architecture and Results
Architecture
We propose an efficient mixed-signal VLSI implementation of the DELTRON algorithm. Figure 15 depicts the system level view of our proposed system where a spiking sensor communicates patterns to be memorized by our network. The network uses digital tunable delay lines as the memory storage element and communicates output spikes to an analog chip that houses a synapse and a spiking neuron. The inter-module communication can be handled by the AER protocol [30] . During the learning process, another digital block is needed to estimate t max from the output spike train of the neuron (the connection is indicated by a dashed line in the figure). It should be noted that since we want to estimate V max from the output spike train, we have to ensure that the neuron generates spikes for any value of V max . Hence, during the learning phase, the value of the threshold of the integrate and fire neuron is kept at zero. An advantage of this algorithm is that synaptic mismatch and DACs to implement weights are avoided. All the digital blocks, described in the following paragraphs, are also relatively simple.
(1) Time-keeper: A global counter is kept which counts up till the maximum value of pattern time which is 400 ms in this case. The corresponding digital word will be referred to as T s and indicates the system time. (2) Delay line: Every axon has two registers, R1 and R2. While R1 stores the current delay value d, R2 stores the value of (x + d) which is the time when it should generate a spike. Whenever there is an incoming spike, R2 will be updated to the sum of d and T s , which equals x at that time instant. At every clock the value in R2 is compared with the current time T s , and if found same, the axon fires an output event request to the AER out module. (3) Estimate t max : This block comprises two counters, C1 and C2, and two registers to store the current estimate of V max and t max respectively. We estimate V max by measuring the inter-spike intervals (ISI) -a large V max corresponds to a small ISI and vice versa. At the beginning of every cycle, C1, C2 and the t max register are reset to zero while the ISI register is reset to the maximum time. Every odd spike resets and starts C1 while stopping C2, while every even spike does the opposite. The counter that is stopped holds the current ISI which is compared with the current minimum ISI stored in the ISI register. If the current ISI is smaller, it is stored in the ISI register while t max is updated as T s -ISI/2. (4) Learning module: After every input pattern presentation is over, the learning module will update the delays before the presentation of the next pattern. First, every R2 register is updated to the difference of t max and its current value (computing t max -t i in step (5) of the algorithm in Section 3.1). Only those axons with a positive value in R2 after this step get updated. The update is done serially by using the value in R2 of a chosen axon to index a look-up table that stores the values of ηK ′ (t). The value in R1 is modified by adding the value from the LUT to its current value.
Hardware Simulations Results
It is not obvious that the delay learning algorithm will work well with the t max being estimated from the output spike train of the integrate and fire neuron. Since, it is computationally infeasible to run a co-simulation of the DELTRON learning algorithm with SPICE, hence we present the results of the learning algorithm for the hardware system from behavioral simulations performed in MATLAB. The learning algorithm used in Section 3.1 relied on estimating t max from the membrane voltage V (t) generated by summed EPSPs. Since, we cannot access V (t), we have proposed estimating t max from the spike train output of the I&F neuron. Here, we test the capacity of delay learning algorithm based on the new t max estimates to memorize random spike patterns. For this experiment we considered that a spike pattern x = (x 1 , x 2 , ..., x N ) arriving at N synapses, generates excitatory postsynaptic currents (EPSCs) which get delayed by d = (d 1 , d 2 , ..., d N ) . The total current due to all incoming spikes in a pattern is given by:
= I 0
where K is the EPSC kernel as shown in Figure 3 (top), t i = x i + d i , normalization factor I 0 = 2.12 nA. All the other parameters τ and τ s are set to the same values as before. The total input current received by the neuron generates membrane voltage (V ) calculated using the leaky integrate and fire neuron model with membrane time constant τ n = 5 ms and threshold voltage V thr . The output neuron fires a spike if V > V thr at a time t spk . After a spike, the membrane voltage V is reset to zero. An input pattern is said to be memorized if the network generates output spikes in response to that pattern. The learning scheme used is briefly discussed next. A set of P random spike patterns are generated and delays are initialized. The spike times x i are randomly drawn from a uniform distribution [1 400] ms and delay d i for the i-th afferent is initialized between 0 and 50 ms, where i = 1, 2, ..., N and N = 100. During training, V thr is set to a small value V thrL = 36 mV, such that all the untrained input patterns drive the output neuron to fire. Figure 16 shows the cumulative distribution plot of the maximum value of the membrane voltage of the I&F neuron, V max . It can be seen that probability P (V max ≤ 36) ≈ 0. Therefore, by setting V thrL = 36 mV we can ensure that V max > V thrL and the output I&F neuron fires for all the untrained input patterns. The higher threshold V thrH is the one used in actual learning; it is chosen in the same way as in the earlier sections. The delay-modification involves the following steps:
(1) A spike pattern is presented to the network. The threshold voltage of the neuron is set to V thrH . (2) If the output neuron fires, the spike pattern is learnt. Delays are not modified and the next input pattern is presented. (3) If the output neuron fails to fire, the spike pattern is not learnt. Threshold voltage is set to the lower threshold V thrL such that the output neuron generates spikes in response to this input pattern. (4) t max is estimated from the output spike train by calculating the minimum ISI = t spk2 − t spk1 and setting
(5) Delay changes are calculated as before according to ∆d i = K ′ (t max − t i ) where K ′ indicates the derivative of EPSC kernel K. The stopping conditions for the learning process are same as discussed in steps (8) and (9) of the learning algorithm in Section 3.1. Figure 17 of the two learning methods. We can see that the t max computed from V (t) as in Section 3.1 (t act ) and from spike train output (t est ) are very similar. The cases for which these two values are significantly different, as shown by the data points away from the 'y=x' line, it was found that V (t) was very similar at these two t max locations and therefore translated into similar bursts of output spikes around these times. Therefore, both the t max estimates were valid for pattern memorization task. Further, we have shown that the t max estimated from spike train output results in pattern memorization capacity similar to that obtained in Section 4(II). As seen in the Figure 17(b) , the memory capacity plots corresponding to the two t max computation methods are very similar. These results support our proposed hardware implementation of the DELTRON algorithm.
As mentioned earlier, a non-trivial step in the algorithm is the estimation of V max from the spike train output of an integrate and fire neuron. The rest of the circuits are based on well known digital circuits and are not discussed further. We have performed SPICE simulations of this part of the algorithm using transistor models from the AMS 0.35 um CMOS process. We used an approximation to a conductance based neuron model [31] for this simulation, though other neuron circuits can also be used [3, 8] . Figure 18 shows the circuit schematic of this neuron. We modified the original structure by including an operational transconductance amplifier (OTA) as an explicit comparator setting a well-defined value of V thr . The part of the circuit for spike frequency adaptation was turned off by setting the bias voltages 'vlkahp' and 'Vthrahp' to a high and low value respectively. An extra positive feedback loop comprising 'INV0' and 'M12' is added to allow for rapid discharge of the output voltage of the OTA during reset. The synapse model used in the simulation is based on the differential pair integrator structure described in [4] and is not described here. Figure 19 plots an example of the input current waveform for an input spike train consisting of 10 spikes at random times. The output spikes from the neuron can be seen to provide a good estimate of the input current -larger the input current, smaller is the ISI or equivalently higher is the density of spikes. This validates our earlier assumption that ISI can be used to estimate V max (in this case it is equivalent to I in,max ).
Furthermore, Figure 20 plots the relationship between t est , (estimated t max ) and t act (actual t max ) for 10 different random spike trains where the input consists of 10 spikes at random times between 0 and 100 ms. The high degree of correlation of these two value again validate the choice of ISI as a metric for I in,max . As mentioned earlier, the threshold was kept at a very small value for this part. It should be noted that in this case I leak is the effective threshold since we are sensing the maximum of the input current.
Conclusion
We presented a new learning algorithm for spiking neural networks that modifies axonal delays (instead of synaptic weights) to memorize or classify spatiotemporal spike patterns. Although we have demonstrated the use of our model in a binary classification problem, its application can be extended to multiclass problem by having multiple DELTRONs. This is similar to the one-versus-all or one-versus-one approach used by Support Vector Machines (SVMs) for multiclass classification. The training algorithm uses a philosophy of updating as few axonal delays as possible to memorize a single pattern thus preserving memory capacity. The capacity of the network with 100 axons for classification with accuracy greater than 90% is around 100 patterns. It can classify patterns with about 80-100% accuracy for α ≤ 2. For the tougher memorization task where the entire background population can be considered as a second class, it can memorize about 50 patterns with 90% accuracy of recall. We also presented a mixed-signal VLSI implementation of the algorithm which requires only one tunable parameter, V thr , depending on the statistics of the input. In contrast to this, most of the neuromorphic ICs have multiple tunable parameters. This delay learning implementation is simpler than the weight modification algorithms. However, the capacity of this algorithm is lesser than weight modification ones because modifying delays can increase V max by a limited amount only. Hence, a possible future avenue of research is to explore a combination of the two methods.
